

Few-electron silicon single and double quantum dots fabricated in a metal-oxide-semiconductor structure

Tetsuo Koderu^{1,2,3}, Kosuke Horibe¹, Yasuhiko Arakawa^{2,4} and Shunri Oda¹

¹ Quantum Nanoelectronics Research Center, Tokyo Institute of Technology

² Institute for Nano Quantum Information Electronics, the University of Tokyo

³ PRESTO, Japan Science and Technology Agency (JST)

⁴ Institute of Industrial Science, the University of Tokyo

Confining a single electron in a quantum dot (QD) is important for realizing electron spin qubits. However, it is still challenging for silicon because of the relatively large effective mass m^* of electrons and their small tunneling rates in silicon. We successfully realize confining a single electron in a lithographically-defined silicon QD.

We fabricate silicon QD devices in a metal-oxide-semiconductor (MOS) structure on a silicon-on-insulator substrate. Figure 1(a) and (b) show scanning electron microscope (SEM) images of single QD (SQD) and double QD (DQD) devices. Charge sensors, SCS and DCS, are fabricated near SQD and DQD, respectively. By applying a top gate voltage V_{TG} to the poly-Si top gate (TG) (not shown) formed on the SiO_2 gate insulator, a two dimensional electron gas (2DEG) is induced in the SOI layer near the Si/ SiO_2 interface.

Changes in number of electrons in SQD and DQD are detected by measuring abrupt changes in the current I_{SCS} and I_{DCS} which flow through SCS and DCS as shown in Fig.1 (c) and (d), respectively. In lower left region of Fig. 1(c) and (d), there are no lines of transition of electrons in the QDs, which indicates that we successfully obtain the pinch-off of both SQD and DQD devices.

This work was financially supported by KAKENHI (22246040, 24102703), JST-PRESTO, Yazaki Memorial Foundation for Science and Technology, and Project for Developing Innovation Systems of the Ministry of Education, Culture, Sports, Science and Technology (MEXT).

[1] G. Yamahata, T. Koderu, H. O. H. Churchill, K. Uchida, C. M. Marcus, and S. Oda Phys. Rev. B **86**, 115322 (2012).

[2] K. Horibe, T. Koderu, T. Kambara, K. Uchida, and S. Oda, J. Appl. Phys. **111**, 093715 (2012).




Figure 1 (a,b) SEM images of SQD and DQD devices before formation of top gate. (c) Current I_{SCS} through a charge sensor in the plane of V_{TG} and V_{G1} . The number of electron N in SQD is indicated. (d) Contour plot of dI_{DCS}/dV_{G1} as functions of V_{G1} and V_{G2} . The number of electron (N_L, N_R) in each QD of DQD is indicated.

Monday

Tuesday

Wednesday

Thursday

Friday